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1571 ABSTRACT 
The backside surface potential well of a backside- 
illuminated CCD is confined to within about half a 
nanometer of the surface by using molecular beam epi- 
taxy (MBE) to grow a delta-doped silicon layer on the 
back surface. Delta-doping in an MBE process is 
achieved by temporarily interrupting the evaporated 
silicon source during MBE growth without interrupting 
the evaporated p+ dopant source (e.g., boron). This 
produces an extremely sharp dopant profile in which 
the dopant is confined to only a few atomic layers, 
creating an electric field high enough to confine the 
backside surface potential well to within half a nanome- 
ter of the surface. Because the probability of LJV- 
generated electrons being trapped by such a narrow 
potential well is low, the internal quantum efficiency of 
the CCD is nearly 100% throughout the UV wave- 
length range. Furthermore, the quantum efficiency is 
quite stable. 
5 Claims, 4 Drawing Sheets 
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face of the silicon chip. This, of course, greatly reduces 
the quantum efficiency of the device. 
The relationship between ultraviolet quantum effi- 
ciency and the surface potential well can be understood 
5 by reference to the qualitative energy band diagram of 
FIG. 1. The CCD charge collection wells and transfer 
circuits are located on the right side of the diagram. In 
this device, the gate oxide, gate metal, interface defect 
density, and ion implanted stmcture are all 
ogy of silicon metal-oxide-semiconductor (MOS) pro- 
thinned to give an imaging structure which is less than 
20 micrometers thick. Thinning of the CCD substrate or 
In the standard fabrication of a backside thinned 
CCD, a native oxide is permitted to though long 
form in thickness, composition and defect density, and 
20 generally exhibits a substantial positive fxed oxide 
charge. This charge leads to a bending of the conduc- 
tion and valence bands near the surface, as illustrated on 
several years* giving high yields, large area a potential well (generally termed the backside well) 
higher Pixel Counts, substantial increases in well depth, 25 traps electrons generated within the well. m i s  
and a major reduction in dark current* potential well prevents the detect@ of photons ab- 
scientific CCDs (of the type described in Janesick et al., sorbed approximately 1000 A of the backside 
“History and Advancements of Large Area Array SCi- surface. n e  thin native oxide is full of interface states 
entific CCD Images,” Astronomical sOCie?J’ Of pacific or localized traps (with surface densities of 1011 to 1012 
Conference Series, 1991, Tucson, have also ma- 30 cm-2) which lead to electron-hole recombination (car- 
tured during this period, providing the astronomy corn- rier annihilation). Efforts to produce better oxide layers 
munity aCCeSS to the Unique CharactefiStiCs of this de- with stable and controlled charge densities on the 
Vice, which include larger pixel-to-pixel dynamic range CCDs are limited by the susceptibility of the CCD 
(> 10000: I), quantum efficiencies in the x-ray and Visi- circuitry to destruction during high temperature pro- 
ble wavelengths approac@g 80%, and broad band 35 cessing. 
spectral response from 10 A to nearly 1 micron. Unfor- The overall problem becomes apparent by comparing 
tunateb’, the absolute quantum efilciencY (QE) of an the absorption depth in crystalline silicon of ultrayiolet 
untreated scientific CCD drops below lo-:in the Crifi- photons (illustrated 5 FIG. 2 as being about 40 A at a 
CdlY important Wavelength region Of lOo0 A to 3000 A* wavetength of 2800 A) with the vertical extent (about 
This QE reduction is related to two issues: 6) 40 lo00 A) of the backside surface potential well of FIG. 1. 
the depth of photon absorption and electron-hok Pair According to FIG. 2, a large fra$tion of incident UV 
production in silicon at these Wavelengths and the photons are absorbed within 100 A of the surface, pro- 
surface charge and unstable response inherent in an ducing carriers within the backside potential well, while 
untreated backside-illuminated CCD. Dramatic im- according to FIG. 1 virtually d l  such carriers are ab- 
provements in performance have been damnstrated by 45 sorbed into the backside surface potential well, never to 
modifying the CCD surface. Unfortunately, as will be reach the CCD detector elements on the front side, 
discussed below, most of these improvements are unsta- leading to a quantum efficiency of virtually zero for U V  
ble. What is needed is a modification providing the photons. 
maximum ultraviolet quantum efficiency permitted by A number of solutions have been demonstrated to 
reflection limitations with long term device stability 50 alter the effect of the oxide charge, all of which are 
sufficient for space applications. perturbations to the completed thinned device struc- 
FIG. 1 illustrates a qualitative energy band diagram ture, as described in Janesick et al., “History and Ad- 
across the thickness of a backside-illuminated C c D  vancements of Large Area Array Scientific CCD Imag- 
imager substrate, and indicates the presence of a poten- ers,” Astronomical Society of Pacific Conference Series, 
tial well at the back surface. The absorption depth prob- 55 1991, Tucson, Ariz., and Janesick et al., “Charge Cou- 
lem is illustrated in FIG. 2, which gives the photon pled Device Pinning Technologies,” SPIE Vol. 
absorption depth versus incoming radiation wavelength 1071-Optical Sensors and Electronic Photography, 1989, 
for crystalline silicon. Not? that the absorption depth pp. 153-169. These broadly include the introduction of 
drops $0 a minimum of 40 A, at a wavelength of about negative charge at the native oxide surface, implanta- 
2800 A and is less than A over the range of wave- 60 tion of a narrow p+ layer on the CCD backside, and 
lengths from 600 to 4OOO A. This short absorption depth the use of a chromophore to convert UV photons to 
means that eJectron-hole pair production i s  occurring visible photons. The approaches relying on negative 
within 500 A of the silicon surface. Because of the charge added to the surface of the backside oxide to 
charge in the native oxide of the CCD backside surface, create an accumulation layer include UV charging, 
these carriers are swept into the backside surface poten- 65 chemical charging (nitrogen oxide adsorption), and 
tial well of FIG. 1 and undergo recombination leading biasing a thin metal layer (biased flash gate). Each of 
to carrier annihilation, so that they never reach the these engineering solutions afford dramatic enhance- 
photosensitive elements of the CCD on the opposite ment of the short wavelength response, but also suffer 
GROWTH OF DELTA-DOPED LAYERS ON 
SILICON CCD/S FOR ENHANCED ULTRAVIOLET 
RESPONSE 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract, and is sub- 
202) in which the Contractor has elected to retain title. 
07/905,012 filed Jun. 26, 1992, now abandoned. 
ject to the provisions Of public Law 96-517 (35 
10 carefully optimized using the comprehensive technol- 
This is a continuation of Ser* No* cessing. ne device substrate has been 
BACKGROUND OF THE INVENTION 
15 die is done chemically. 1. Technical Field 
The invention relates to the enhancement of the re- 
spnse of semiconductor imager devices* and ‘wcifi- term exposure to the atmosphere. n i s  oxide is nonuni- cally silicon charge coup1ed device (‘Dl 
chips, to ultraviolet and blue light. 
2. Background Art 
ne intensive Of imaging 
CCDs has strongly advanced the techno’ogY in the last the left side of FIG. 2. This band bending gives rise to 
5,376,810 
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from serious yield variations and/or pose potential long 
term reliability concerns. They are particularly com- 
promised by open face operation of the CCD in modest 
vacuum and at reduced temperatures (on the order of 
two recent developments which markedly lower the 
maximum MBE processing temperature. The first of 
these is the development by the Jet Propulsion Labora- 
tory of a low-temperature substrate cleaning technol- 
- loo" C.). A quantum effiency of about 20% in the W 
range is obtained by adding an organic molecular chro- 
mophore (phosphor) on the CCD. There remain some 
reliability, radiation damage and compatibility issues for 
long term space applications of these devices. 
A commercially available solution is the introduction 
via ion implantation of a p+ layer at the silicon surface 
to bend the semiconductor energy bands upward and 
screen the effects of the fmed charge in the native oxide. 
This approach is the method of choice for detectors 
which are already in production for commercial CCD 
vendors such as Tektronix and Thomson CSF. The 
backside well. thoueh reduced in extent bv the ion im- 
5 ogy in which ato&cally clean silicon surfaces can be 
prepared at temperatures as low as about 200' C. Adap- 
tation of the JPL low-temperature cleaning technology 
for silicon wafers to the cleaning of backside thinned 
CCDs is straightforward and is described below in this 
10 specification. Previous cleaning technologies for MBE 
have required temperatures in excess of 800' C. The 
second development is the commercial availability of 
high-temperature Knudsen cells for the evaporation of 
elemental boron. Use of this cell provides the capability 
15 to grow highly pdoped epitaxial layers of silicon at 
temperatures below 450' C. Previously, p-type doping 
in silicon MBE was obtained bv the evaDoration of 
getting a sharp doping profile by implanting and anneal- 
ing the surface. Furthermore, damage caused by ion 
implantation reduces the quantum efficiency even after 
annealing. 
The limited improvements achieved by the foregoing 
ion implantation techniques are compared in FIG. 3, 
illustrating the calculated spatial dependence of the 
conduction band edge near the backside surface of a 
CCD rEulting from the various techniques. The curve 
for 200 A of 5 x 1018 B/cm3 corresponds to the current 
state-of-the-art for ion implantation technology. The 
curve for 100 A of 5 x 1019 B/cm3 corresponds to the 
ideal best that ion implantation with annealing could 
ultimately accomplish, in which case theovertical extent 
of the potential well is reduced to 50 A-still greater 
than the absorption depih of UV photons, unfortu- 
nately. The curve for 50 A of 3 X 1020 B/cm3 represents 
a typical dopant level for a MBE growth of a uniformly 
doped layer on the backside surface of the CCD. This 
latter technique, conceived by us, narrows the surface 
potential well to about 30 A (as shown in FIG. 3), 
which is about half the absorption depth of W pho- 
tons, a significant improvement but not necessarily a 
perfect solution. 
Thus, there has appeared to be no way in which to 
generally prevent the annihilation of a significant frac- 
tion of UV-generated electrons at the backside surface. 
SUMMARY OF THE INVENTION 
The backside surface potential well of a backside- 
illuminated CCD is confined to within less than a nano- 
meter of the surface by using molecular beam epitaxy 
@BE) to grow a delta-doped silicon layer on the back- 
surface. Delta-doping in MBE is achieved by temporar- 
ily interrupting the silicon flux during MBE growth 
without interrupting the p+ dopant (e.g., boron) flux. 
This produces an extremely sharp dopant profile in 
which the dopant is confined to only a few atomic lay- 
ers, creating a suficiently intense electric field to con- 
fine the backside surface potential well to within half a 
planted dopants, is itill present due to thidifficulty of compound sources such as B20; and HBOz and re- 
quired temperatures in excess of about 550' C. to avoid 
20 incorporation of oxygen into the growing silicon layers. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 illustrates the energy bands of an untreated 
crystalline silicon substrate near the back surface of a 
FIG. 2 is a graph illustrating the absorption depth at 
which incoming photons produce carriers in crystalline 
silicon as a function of photon wavelength. 
FIG. 3 illustrates the calculated energy bands of crys- 
FIG. 4 is a graph of the measured quantum efficiency 
as a function of wavelength of a CCD fabricated in 
accordance with the invention compared with that of a 
CCD immediately following a W flood procedure. 
FIG. 5 is a simplified cross-sectional view of a CCD 
imaging device embodying the present invention. 
25 backside-illuminated CCD. 
30 talline silicon with various p+ layers at the surface. 
35 
DETAILED DESCRIPTION OF THE 
INVENTION 
We have used low temperature silicon molecular 
beam epitaxy (MBE) to grow a delta-doped @-doped) 
silicon layer on a filly processed charge-coupled device 
(CCD). The measured quantum efficiency of the S- 
doped backside-thinned CCD is in agreement with the 
45 reflection limit for light incident on the back surface in 
the spectral range of 260-600 nm. The 2.5 nm silicon 
layer, grown at 450' C., contained a boron delta-doped 
layer (&layer) with surface density - 2 ~  1014 cm-2. 
Passivation of the surface was done by steam oxidation 
50 of a nominally undoped 1.5 nm Si cap layer. The UV 
quantum efficiency was found to be uniform and stable 
with respect to thermal cycling and illumination condi- 
tions. 
Molecular beam epitaxy (MBE) on preprocessed 
55 electronic devices promises a significant enhancement 
of process capability in semiconductor device fabrica- 
tion. The nanometer-scale dopant profiles of the inven- 
tion, not accessible with ion implantation or diffusion 
40 
nanometer of the surfacd. Because the probability of processes, expand the range ofdevices available for 
W-generated electrons being trapped by such a nar- 60 integrated circuit design, as well as enhance the perfor- 
row potential well is low, the internal quantum effi- mance of existing devices. Progress in the areas of low- 
ciency of the CCD is nearly 100% across the W wave- temperature epitaxial growth and low-temperature sub- 
length range. Furthermore, the quantum efficiency is strate cleaning has only recently opened the potential 
quite stable. for epitaxial growth on substrates with preprocessed 
The growth of well-controlled epitaxial thin films by 65 devices. In particular, doped Si homoepitaxial layers of 
molecular beam epitaxy on the backside of prepro- good electrical quality can be grown by MBE at tem- 
cessed CCDs would not have been technically feasible peratures as low as 325" C. for layer thicknesses up to 
until recently. This approach is now possible because of 150 nm. In addition, the conventional high-temperature 
5,3‘ 
5 
substrate cleaning steps, which usually exceed 750” C., 
can be replaced with the low-temperature preparation 
of hydrogen-terminated substrates, which can be pro- 
duced atomically clean at temperatures as low as -200” 
C. 
Epitaxial growth can commence on H-terminated Si 
(100) surfaces at temperatures as low as 370” C. Such 
surfaces are disclosed in Grunthaner et al., “Hydrogen- 
Terminated Silicon Substrates for Low-Temperature 
Molecular Beam Epitaxy,” Thin SoZid Films, Vol. 183 
(1989), pages 197-212. The present invention uses low- 
temperature MBE to achieve nearly ideal ultraviolet 
response of a silicon, backside-thinned charge-coupled 
device (CCD). The invention forms delta-doped layers 
using delta-doping MBE techniques of the type de- 
scribed in Jorke et al., “Boron delta doping in Si and 
Sio.sGe~.2 layers,” Applied Physics Letters, Vol. 57, No. 
17, Oct. 22, 1990, pages 1763-1765 and Mattey et al., 
“p-type delta doped layers in silicon: Structural and 
Electronic Properties,” Applied Physics Letters, Vol. 57, 
No. 16, Oct. 15, 1990, pages 1648-1650. 
An epitaxial &doped Si layer was grown on a back- 
side thinned fully functional Reticon CCD prior to the 
final packaging step. With the growth of 2.5 nm of 
&doped silicon, the ultraviolet quantum efficiency of a 
Reticon CCD was increased from essentially zero to 
near the limit imposed by reflection from the silicon 
surface. During processing of the device and growth of 
the silicon layer, the temperature of the CCD did not 
exceed 450’ C., thus avoiding thermal damage to the A1 
metallization on the CCD front surface. 
Si MBE offers a permanent, stable solution to the 
problem of the backside potential well. Other than ion 
implantation, Si MBE is the only permanent solution 
which leaves the silicon surface essentially bare, with a 
native oxide and reflection the sole barriers to UV pho- 
tons. Unlike ion implantation, Si MBE technology ena- 
bles the introduction of atomically abrupt, high-dopant- 
concentration profiles. Furthermore, ion implantation 
suffers from a high surface recombination velocity 
which limits the UV quantum efficiency. 
The curve labelled ‘‘&doped layer” in FIG. 3 corre- 
sponds to the results achieved by the invention, in 
which MBE has been used to place dopant atoms nomi- 
nally in a single monolayer of the epitaxially grown 
crystal layer, reducing the width of the backside well to 
less than 1 nm. Data presented in this specification indi- 
cate that the remaining backside well has a negligible 
effect on the quantum efficiency of a CCD with a 6- 
doped layer. 
Our experiments utilized an E G & G Reticon 
R40512J 512x512 element CCD die with 27 pm 
square pixels. The active area is square, approximately 
0.6 inches wide. Chemical thinning, using a Cr/Au etch 
mask, reduced the thickness of the active area of the 
CCD to approximately 15 pm for backside illumination. 
The CCD membrane was supported by a gold-coated 
frame -0.05 cm thick and -0.3 cm wide and is re- 
cessed from the frame by 500 pm. In order to avoid 
contamination of the MBE growth chamber, the gold 
was chemically removed from the frame prior to MBE 
growth. Using Apiezon W wax, the CCD die was 
bonded to a sapphire substrate for protection of the 
sensitive gate structures and bonding pads. Gold was 
etched from the frame by spinning the CCD at 6OOO 
rpm and depositing gold etchant at a rate of - 80 ml/h 
onto the membrane, thus avoiding exposure of the mem- 
brane to gold-laden materials or solution. The gold 
76,810 
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etchant consisted of N(C2H5)&+ 1 dissolved in 1: 1:2 
H20 :acetonitrile:ethanol. The CCD was rinsed by spin- 
ning 8:l:l ethano1:HCl:HzO and 1O:l ethanol:H20 se- 
quentially onto the membrane. The thinned Si mem- 
5 brane was subsequently cleaned using solutions of 4: 1 : 1 
H20, and DI H2O. The CCD was separated from the 
sapphire substrate by dissolution of the wax in 70” C. 
trichloroethylene, and immersed sequentially in 60” C. 
10 xylene, Nophenol 922 , isopropyl alcohol, xlyene, and 
Transene 100 . A 10 min exposure to UV-generated 
ozone, shown by X-ray photoemission spectroscopy to 
significantly reduce carbon contamination, completed 
the organic clean. Under a nitrogen ambient environ- 
l5 ment, a 1:5 HF:ethanol solution was applied to the sili- 
con membrane while spinning, forming a hydrogen-ter- 
minated silicon surface. 
Epitaxial silicon growth was performed in a commer- 
cial Riber EVA 32 Si MBE system with a base pressure 
2o of 3 x 10- 11 Torr. During transferral and growth in the 
MBE chamber, the CCD was mounted in a holder fabri- 
cated from micromachined silicon which is the subject 
of co-pending U.S. patent application Ser. No. 
07/905,018 filed Jun. 26, 1992, by Michael E. Hoenk, 
25 Paula J. Grunthaner and Frank J. Grunthaner entitled 
LAR BEAM EPITAXY ON PREFABRICATED 
INTEGRATED CIRCUITS” and assigned to the pres- 
3o ent assignee, the disclosure of which is incorporated 
herein by reference. Ramping of the substrate tempera- 
ture to the 450” C. growth temperature was done in 
stages to permit outgassing of etch residues left on the 
surface by the H-termination step. The pressure during 
35 growth was approximately 6 x 10- lo Torr. Boron was 
supplied from an elemental source, heated in a high- 
temperature Knudsen cell. 
For growth at 450’ C., boron concentration profiles 
have been reported to be abrupt on a scale smaller than 
40 2 nm/decade, which is the resolution limit of SIMS. At 
high surface coverage, stable surface phases of boron on 
silicon have been observed, indicating the possibility of 
growing silicon with buried boron &layers which are 
abrupt on an atomic scale. The growth consisted of a 1 
45 nm silicon buffer layer, doped with 4X 1020 B/cm3, a 
&layer containing -2 X 1014 B/cm2 deposited during a 
100 s interruption of the silicon flux, and a 1.5 nm cap 
layer of nominally undoped silicon. The resulting struc- 
ture is illustrated in FIG. 5. The silicon deposition rate 
50 used was 0.05 nm/s. The exposure of the gate oxide to 
Si & X-rays from the Si source, estimated to be -5 
krad (Si02), is well within acceptable levels for Reticon 
CCDs. Following the growth, the CCD was exposed to 
steam from boiling DI H20 for 30 min to form a protec- 
55 tive oxide on the back surface. The 1.5 nm cap layer is 
sufficient to prevent oxidation of the 6-layer. 
Testing of the CCD was performed upon completion 
of the foregoing. Illuminating the CCD back surface 
with a Xenon lamp, the incident wavelength was varied 
60 with a monochromator and bandpass filters. The inci- 
dent photon flux was measured with a calibrated photo- 
diode. With the exception of a few percent of the pixels, 
flat-field measurements show a uniformly high UV 
quantum efficiency (QE) in the 5 12 X 5 12 element CCD. 
65 During two weeks of testing, the device was cycled in 
temperature several times with no observed effect on 
the QE. The illumination history had no effect on the 
measured UV QE. 
H20:HCl:H202, 1: 10 HF:H20, 3:1:5 NH20H:H202:- 
“SILICON SAMPLE HOLDER FOR MOLECU- 
7 
5,3763 10 
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The spectral quantum efficiency at 240" K. of the silicon layer 515 includes a base epitaxial silicon layer 
8-doped CCD, averaged over a lOOX 100 pixel area, is 520 whose bottom is in epitaxial crytalline registration 
plotted in FIG. 4 as a series of "+" symbols. The mini- with the back surface 517 of the substrate 500 and 
mum QE of the 8doped CCD is about 30% at 270 nm, whose top few atomic layers 525 are heavily doped 
compared with zero for an untreated CCD at this wave- 5 with a p-type dopant such as Boron, a top epitaxial 
length. For comparison, the QE reflection limit and the silicon layer 530 overlying the base layer 520 and a 
measured QE of a high-quality, UV-flooded Reticon passivating oxide layer 535 overlying the top epitaxial 
CCD are plotted in FIG. 4 as a solid line and a series of layer 530. 
"0" symbols, respectively. A UV flood temporarily While the invention has been described in detail by 
bestows reflection-limited UV response to an unmodi- 10 specific reference to preferred embodiments thereof, it 
fied CCD. The bdoped CCD exhibits the same spectral is understood that variations and modifications thereof 
QE as the W-flooded CCD, which is a benchmark test may be made without departing from the true spirit and 
for reflection-limited response. The Si transmittance scope of the invention. 
was calculated assuming normal incidence, based on What is claimed is: 
tabulated optical constants of bare silicon at room tem- 15 1. An integrated circuit comprising: 
perature. a planar crystalline semiconductor substrate having 
Ellipsometry measurements of the optical properties front and back surfaces with micro-electronic cir- 
of highlydoped bulk Si relative to undoped Si show cuit elements formed at said front surface; 
only a slight broadening and red shift of the El and E2 a delta-doped epitaxial semiconductor layer grown 
transitions in the near ultraviolet, indicating that a thin, 20 on said back surface after fabrication of said micro- 
highlydoped MBE silicon layer should have negligible electronic circuit elements on said front surface, 
effect on the UV reflectance of the CCD back surface. wherein said delta-doped epitaxial semiconductor 
This is confirmed by the agreement between the quan- layer comprises a high concentration of dopant 
tum efficiencies of the &doped and W-flood CCDs, impurities which are generally confined within a 
and by the agreement with the room-temperature Si 25 layer therein of approximately 1 to 4 atoms thick, 
transmittance. The El and E2 transitions at 3.4 and 4.25 and wherein remaining portions of said epitaxial 
eV, respectively, are broadened and shifted slightly semiconductor layer have a dopant concentration 
with increasing temperature, which may have a small substantially less than said high concentration. 
effect on the comparison of the CCD data with room- 2. The integrated circuit of claim 1 wherein said mi- 
temperature optical constants of silicon. In particular, 30 cro-electronic circuit elements comprise CCD imaging 
the silicon transmittance may be slightly higher at 240" 
K. than at 300" K. in the long-wavelength tail of the El 3. An integrated circuit formed by a process compris- 
transition. ing: 
The ratio between the quantum efficiency and the forming a complete micro-electronic circuit on a 
silicon transmittance, QE/Tsi, is also plotted in FIG. 4. 35 front surface of a semiconductor substrate; 
Above 600 nm, the absorption length in silicon becomes growing a delta-doped epitaxial semiconductor layer 
sufficiently long to permit transmission of light through by molecular beam epitaxy on a back surface of 
the membrane, corresponding to the observed decrease said substrate without damaging said micro-elec- 
in the ratio, QE/Tsi, in the near infrared. From 350 nm tronic circuit elements, wherein said delta-doped 
to 600 nm, the ratio is slightly higher than one, indicat- 40 epitaxial semiconductor layer comprises a high 
ing the existence of a small, systematic calibration error concentration of dopant impurities which are gen- 
in the measured absolute QE. We attribute this to error erally, confined within a layer therein of approxi- 
in the measurement of the source intensity with the mately 1 to 4 atoms thick, and wherein remaining 
calibrated photodiode. At photon energies higher than portions of said epitaxial semiconductor layer have 
3.5 eV, the quantum yield of silicon is larger than unity, 45 a dopant concentration substantially less than said 
resulting in an increase in the internal QE above 100% high concentration. 
for wavelengths shorter than 360 nm. Adding to this 4. The integrated circuit formed by the process of 
effect, the high electric field associated with the 8-layer claim 3 wherein said growing is preceded by atomically 
may increase impact ionization for hot electrons pro- cleaning said surface at a temperature at which said 
d u d  close to the back surface. We observe an increase 50 micro-electronic circuit elements are not damaged. 
in the ratio, QE/Tsj, which agrees with the reported 5. The integrated circuit formed by the process of 
quantum yield of silicon. The agreement between the 
measured quantum efficiency of the 8doped CCD and exposing said surface to a source of evaporated semi- 
the silicon transmittance is very good in the spectral conductor atoms whereby to grow an epitaxial 
range 260-600 nm. While we cannot measure the quan- 55 layer of crystalline semiconductor on said surface 
tum efficiency at shorter wavelengths with our appara- up to a first thickness; 
tus, the absorption length minimum and the maximum shielding said surface from said source of evaporated 
reflectance occur at a wavelength of -280 nm in sili- semiconductor material while exposing said sur- 
con, indicating that the growth of a &layer on the CCD face to a source of evaporated semiconductor dop- 
gives nearly reflection-limited response throughout the 60 ant atoms whereby to heavily dope said first thick- 
UV spectrum. ness of epitaxial layer with said dopant atoms; 
Referring to FIG. 5, a CCD imaging chip improved re-exposing said surface to said source of evaporated 
in accordance with the foregoing process includes the semiconductor atoms whereby to further grow said 
original CCD silicon substrate 500 which has been epitaxial layer of crystalline semiconductor on said 
thinned as described above, with CCD circuit elements 65 surface up to a second thickness greater than said 
formed on its front surface 510 and an epitaxial silicon first thickness. 
circuit elements. 
claim 3 wherein said growing comprises: 
layer 515 grown on its back surface 517. The epitaxial * * * * *  
